Abstract-This brief presents a fully integrated nanoelectromechanical system (NEMS) resonator, operable at frequencies in the megahertz range, together with a compact built-in CMOS interfacing circuitry. The proposed low-power second-generation current conveyor circuit allows detailed read-out of the nanocantilever structure for either extraction of equivalent circuit models or comparative studies at different pressure and dc biasing conditions. In this sense, extensive experimental results are presented for a real mixed electromechanical system integrated through a combination of in-house standard CMOS technology and nanodevice post-processing by nanostencil lithography. The proposed read-out scheme can be easily adapted to operate the nanocantilever in closed loop operation as a stand-alone NEMS oscillator.
I. INTRODUCTION

I
T IS WELL known that the semiconductor market exhibits an increasing demand on products for mobile applications, requiring in general very low-power and compact integrated circuits. In this sense, nanotechnologies seem a suitable partner for CMOS circuits, since mechanical implementations may achieve larger power savings and size reductions than their electronic counterparts. In particular, microelectromechanical systems (MEMS) and nanoelectromechanical systems (NEMS) are good candidates to replace the costly and bulky quartz crystal devices in integrated oscillators [1] , [2] or to operate as integrated sensors [3] , [4] . Hence, there is a real need not only for CMOS compatible NEMS resonators but also for specific MOS circuits required for their test and operation in future mixed electromechanical systems-on-chip.
This brief presents a fully integrated nanocantilever, operable at frequencies in the megahertz range, together with a specific built-in low-power CMOS read-out circuit for its experimental characterization and interfacing (e.g., closed loop operation as stand-alone oscillator). The NEMS fabrication is based on nanostencil lithography (nSL) [5] , while a new low-power CMOS topology is introduced for the interface circuit in terms of second-generation current conveyors (CCII) [6] . The mixed electromechanical system is finally integrated through a combination of in-house standard CMOS technology and nanodevice post-processing [7] . Section II makes a short introduction to the overall mixed NEMS/CMOS system to be integrated. Then, an equivalent circuit is explained in Section III for modeling the nanoresonator itself. The novel low-power CCII CMOS topology for the interfacing circuit is proposed in Section IV, while Section V presents a mixed integrated example and its experimental results. Finally, conclusions are summarized in Section VI.
II. RESONATOR READ-OUT
In general, NEMS resonators based on nanocantilevers include the main parts shown in Fig. 1(a) , where its ideal read-out scheme is also illustrated. The device consists of a driver, mechanically fixed, and a cantilever placed in parallel very close to the driver and anchored only at one end, so it can freely bend around the static position at a given oscillation frequency.
Under read-out operation, the fixed driver is devoted to bias the required dc voltage (typically 1 to 20 V) and to act as the input terminal for the frequency stimulation (typically to 0 dBm). On the other hand, the cantilever plays the role of the output terminal, allowing the read-out of the NEMS resonator current (typically in the range of nanoamperes) and the corresponding voltage signal at the load resistor . The resonance frequency (typically 1 to 10 MHz) depends on the cantilever material and dimensions, as detailed in Section III.
Unfortunately, the ideal read-out scheme of Fig. 1(a) is not feasible in practice due to the range values of the NEMS resonator impedance around , which limits the allowed parasitic capacitance at the output port far below the picofarad range. Hence, a built-in interface circuit is required. Several implementations based on the passive integration of through have been reported in the literature [2] , [8] , [9] . However, the resulting integration gain is still strongly dependent on the layout parasitics. In order to overcome this issue, the alternative approach of Fig. 1(b) is proposed, where a built-in CMOS CCII is inserted at the output electrode. This new scenario is not only suitable to ensure parasitic capacitance values for in the sub-pF range, but it also minimizes effects by keeping a constant voltage bias at this electrode. Furthermore, the proposed CCII interface supplies flat spectral amplification of for either external measurement at or internal feedback to (e.g., stand-alone oscillator), as analyzed in Section IV.
III. NEMS TECHNOLOGY AND DEVICE MODEL
The basis of the fabrication process is described in [8] and consists of post-processing standard CMOS wafers. Only a required area of polysilicon for the nanodevice must be reserved during CMOS integration. However, the novelty here is the lithography process itself, from which an enhanced resolution down to 200 nm and a higher fabrication throughput are obtained [7] by applying a full-wafer and parallel nanopatterning technique named nSL [5] . In this new process, after concluding the fabrication of the CMOS circuits, the integration area is selectively patterned with a 80-nm thick aluminum layer by nSL. Subsequent process steps consist on reactive ion etching of silicon to transfer the aluminum pattern to the polysilicon structural layer, wafer dicing and silicon oxide wet etching to release the mechanical structure. Following this procedure, lateral resolutions of 200 nm can be routinely achieved, while surrounding CMOS circuits show no degradation of their analog performance. Further details about this specific NEMS technology can be found in a recent work reported by these authors [7] . As a result of the above CMOS post-processing, the polysilicon structure of Fig. 2(a) is obtained, where , , , and stand for the cantilever width, length, height, and gap to driver, respectively. In our case, the typical dimensions for the NEMS device are listed in Table I .
In general, the resonance frequency for a given oscillation mode of a mechanical resonator is given by (1) where and are the spring constant and the effective mass, both depend on the oscillation mode and on the force loading distribution and point of application (air damping is neglected). In our case, we consider the fundamental mode that corresponds to a lateral flexion. Supposing undamped (i.e., ideal vacuum) operation, the analytical expression of the natural (i.e., without any electrostatic force) resonance frequency of this mode is found to be [10] (2) where and stand for the Young's modulus and the mass density of the nanocantilever material, respectively.
The signal transduction is based on capacitive detection. Around the resonance frequency of the considered mode, the nanocantilever moves laterally and its mechanical motion is translated into an electrical signal, subsequently collected and processed by the read-out circuit. In fact, the capacitive current generated by a two-electrodes configuration can be described as (3) where and are the static plate and the motion capacitances, respectively. Thus, the NEMS current can be understood as a sum of two contributions: one arising from the static structure (i.e., ) and the other coming from the nanocantilever motion itself (i.e.,
). This second part allows the measure of the frequency response of the mechanical resonator.
In practice, either due to air environment or other secondorder effects, the NEMS resonator can exhibit important losses that translate into a decrease of its quality factor . In these cases, the nanomechanical resonator can be described through a small signal equivalent RLC model [1] , as depicted in Fig. 2(b) . The main physical parameters of this model are the cantilever dissipation, mass and elasticity, which are electrically equivalent to , , and
where and stand for the electromechanical coupling coefficient and the vacuum dielectric constant, respectively. In addition, the cantilever output capacitance and the fringing coupling to the driver are included here, while the driver own capacitance can be neglected according to the read-out scheme of Fig. 1 . Unfortunately, analytical expressions for are difficult to obtain, so is usually extracted from experimental data, as illustrated in Section V.
IV. CMOS CURRENT CONVEYOR CIRCUIT
As stated in Section II, the aim of the CMOS interfacing circuit in Fig. 1 is both to ensure a constant bias at the output of the NEMS resonator and to read-out its current. For this purpose, the compact CMOS circuit shown in Fig. 3 is proposed. Basically, this block consists of an input low-impedance stage (M1-M4) and an output current scaler (M5-M12).
On one hand, the input low-impedance is achieved by the cascode transistor M4. Its gate is continuously regulated by the telescopic differential amplifier M1-M3, whose negative feedback tends to compensate any difference between and . As a result, this input stage behaves like a voltage source controlled by , sinking or sourcing the current demanded by the NEMS resonator. In this sense, the full scale that can drive the CCII-circuit from is defined by its Class-A bias   TABLE II  DEVICE DIMENSIONS FOR THE CCII-OF FIG. 3   TABLE III OVERALL SPECIFICATIONS OF THE READ-OUT CIRCUIT FOR I = 10 A, M = N = 10, K = 9 AND R = 700 level . According to the advanced EKV MOSFET model [11] , the small-signal input resistance of this controlled voltage source is found to be (5) where stands for the subthreshold slope factor. Hence, the error amplifier M1 scales down by its gain factor compared to the impedance of the single M4 transistor . On the other hand, the NEMS current sensed by M4 is amplified by the geometry scaling factors and of the two-stage cascode current mirrors M5-M8 and M9-M12 biased at and , respectively. In order to reduce the overall power consumption, a fraction of the biasing is subtracted before the second amplification stage.
In conclusion, the proposed circuit qualitatively behaves like a classic CCII- [6] , but with an extra gain from the to signals (6) In fact, the new CCII-topology introduced in Fig. 3 is an improvement of the input stage [12] in order to allows a wider voltage range for both and thanks to the symmetry of the M1 and M2 drain connections. Also, compared to other similar CCII-evolutions like [13] , [14] , the proposed circuit saves power consumption by minimizing the transistor count of the input stage. Applying the circuit model (6) to the general read-out scheme of Fig. 1 , we obtain the final design equations (7) (8) where stands for the voltage biasing at the NEMS resonator output. The MOS device dimensions for the proposed CCII-are listed in Table II , while the resulting electrical specifications are summarized in Table III for a typical set of design values.
V. INTEGRATION AND RESULTS
Following the proposals of Sections III and IV, a compact 1.5-MHz NEMS resonator together with the CMOS interfacing circuit has been integrated through the in-house standard CMOS double polysilicon technology and the full-wafer post-processing steps based on nSL described in [7] . The resulting size of the mixed electromechanical system without pads is about 800 m 400 m (0.32 mm ), as shown in Fig. 4 . Since the in-house CMOS technology is a 2.5-m lithography process, a considerably smaller implementation can be obtained using modern submicrometer CMOS technologies.
Taking advantage of the built-in interfacing circuit, the NEMS resonator has been tested. In this sense, the typical transfer function of the nanoresonator is depicted in Fig. 5 . As it can be easily seen, the NEMS device exhibits a clear magnitude transfer functions in this section are normalized to dB. In case of fully integrated closed loop operation (e.g., stand-alone oscillator), this attenuation factor can be easily compensated to 0dB by choosing larger , and design values, as the CCII-load capacitance is then
. From the factor and the dc biasing of Fig. 5 , the model parameters of Table IV are deduced. The same nanocantilever has been measured for different environment pressure conditions in Fig. 6 , returning very good results at vacuum levels below 10 Pa. Finally, a comparison between vacuum and air environments for different biasing levels has been also tested in Fig. 7 . These results verify the dependence of the resonance frequency on the square of the dc biasing for electrostatically actuated NEMS resonators, and the decrease of its resonance quality factor due to air damping losses.
VI. CONCLUSION
A compact NEMS resonator with built-in CMOS interfacing circuitry has been successfully integrated and experimentally tested. The new low-power CCII read-out circuit allows detailed measurements of the nanocantilever structure in the megahertz range for either extraction of equivalent circuit models or comparative studies at different pressure and dc biasing conditions. In this sense, the proposed interfacing circuit can be easily adapted (e.g., choosing a larger value for ) to operate the nanocantilever in closed loop operation as a mixed electromechanical stand-alone oscillator.
